
DS625F4
11
CS5364
DC POWER
MCLK = 12.288 MHz; Master Mode. GND = 0 V.
1.
Power-Down is defined as RST = LOW with all clocks and data lines held static at a valid logic level.
LOGIC LEVELS
PSRR, VQ AND FILT+ CHARACTERISTICS
MCLK = 12.288 MHz; Master Mode. Valid with the recommended capacitor values on FILT+ and VQ as shown in
the “Typical Connection Diagram”.
Parameter
Symbol
Min
Typ
Max
Unit
Power Supply Current
VA = 5 V
(Normal Operation)
VX = 5 V
VD = 5 V
VD = 3.3 V
VLS, VLC = 5 V
VLS, VLC = 3.3 V
IA
IX
ID
IL
-
51
4
44
25
3
1
56
8
48
28
4
2
mA
Power Supply Current
VA = 5 V
VLS, VLC,VD = 5 V
IA
ID
-
50
500
-
μA
Power Consumption
(Normal Operation)
All Supplies = 5 V
VA = 5 V, VD = VLS = VLC = 3.3 V
-
510
360
2.75
580
419
-
mW
Parameter
Symbol
Min
Typ
Max
Units
High-Level Input Voltage
%VLS/VLC
VIH
70
-
%
Low-Level Input Voltage
%VLS/VLC
VIL
30
High-Level Output Voltage at 100
μA load
%VLS/VLC
VOH
85
-
Low-Level Output Voltage at -100
μA load
%VLS/VLC
VOL
-15
OVFL Current Sink
-4
mA
Input Leakage Current
logic pins only
Iin
-10
-
10
μA
Parameter
Symbol
Min
Typ
Max
Unit
Power Supply Rejection Ratio at (1 kHz)
PSRR
-
65
-
dB
VQ Nominal Voltage
Output Impedance
Maximum allowable DC current source/sink
-
VA/2
25
10
-
V
k
Ω
μA
Filt+ Nominal Voltage
Output Impedance
Maximum allowable DC current source/sink
-
VA
4.4
10
-
V
k
Ω
μA